[最も選択された] verilog ifdef parameter 239078-Verilog define parameter 차이

If the macro has not been defined, the compiler compiles the code (if any) following the optional `else directive You can control what code is compiled by choosing whether to define the text macro, either with `define or with define The `endif directive marks the end of the conditional code Example ifdef 1moduleifdef ();